state machine

February 26, 2014

Real Intent state machine debug focuses on core errors

Real Intent' Ascent IIV tool adds analysis functions to pinpoint fundamental errors in finite state machines and support for SystemVerilog 2009.
Article  |  Topics: Blog - EDA  |  Tags: , , ,   |  Organizations:


Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors