DVCon USA 2019 preview: OneSpin

By TDF Staff |  No Comments  |  Posted: February 22, 2019
Topics/Categories: Blog - EDA, - Verification  |  Tags: , , , ,  | Organizations: ,

OneSpin will formally unveil its formal RISC-V Integrity Verification Solution for development and assessment of the open-source IP at DVCon next week (Doubletree Hotel, San Jose, February 25-28). The company is exhibiting at Booth #301. The product will also be on view at EmbeddedWorld in Nuremberg on  eVision System’s booth (Hall 4, Booth 4-560).

OneSpin sees the verification of an instruction set architecture’s (ISA’s) conformance as a natural fit for its formal verification technology. The RISC-V Integrity Verification Solution is based on the RISC-V ISA formalized in a set of SystemVerilog Assertions, delivered as a series of formal apps, and integrated into a verification framework. It thus verifies compliance with the open standard RISC-V ISA.

OneSpin says that the product has been validated using leading RISC-V core implementations. The platform undertakes an extensive formal analysis of implementations and features a bug-hunting environment to quickly uncover corner-case bugs.

OneSpin says that the formal bug-absence core assessment environment checks for unbounded proofs and includes systematic discovery of all hidden instructions or unintended side effects of instructions. Detection of hardware Trojans for trust assurance and detection of security vulnerabilities is also included.

OneSpin aims to speed RISC-V take-up

The platform verifies compliance to the open-standard RISC-V ISA. OneSpin sees this as a major advantage over simulation-based approaches and as speeding the adoption of RISC-V.

It argues that an IP supplier’s commercial success depends on an ability to perform extensive verification because of the competition the RISC-V faces from older, better established ISAs.

“The supplier must ensure the IP does everything it’s supposed to do and does not do anything it’s not supposed to do for trust and security,” OneSpin says.

“SoC designers can license a RISC-V core confident that it complies with the ISA specification, while IP vendors can support their own ecosystems and ensure that ecosystem partners also comply. Further, SoC designers can add custom features to the RISC-V ISA to support their specific applications. OneSpin’s Solution ensures nothing is broken as features are added and is flexible enough to verify new functionality.”

Comments are closed.


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors