Tech Design Forums
Technique
14nm
14nm
All
(2)
Articles
(2)
October 27, 2017
Catch multi-patterning errors clearly at advanced nodes
How to address increasingly complex patterning issues and debug them efficiently as design moves toward 12 and 10nm.
Article | Topics:
EDA - DFM
,
- EDA Topics
,
EDA - Verification
| Tags:
10nm
,
12nm
,
14nm
,
20nm
,
double patterning
,
lithography
,
multi-patterning
| Organizations:
Siemens EDA
January 4, 2016
2015 – The year in review
Dr Walden Rhines, chairman and CEO of Mentor Graphics, opens a two-part analysis by looking back at the dominant design and business trends in 2015.
Expert Insight | Topics:
EDA Topics
| Tags:
14nm
,
16nm
,
consolidation
,
emulation
,
FD-SOI
,
finFET
,
wireless
| Organizations:
Mentor Graphics
Technique Topics
Digital Twin
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
Electrical Design
Embedded Topics
Architecture & Design
Integration & Debug
Platforms
User Experience
IP Topics
Assembly & Integration
Design Management
Selection
Mechanical design
PCB Topics
Design Integrity
Layout & Routing
System Codesign
Thermal design
Uncategorized
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page