guard banding

January 5, 2018

Synopsys integrates Helic’s EM tools to tighten margins on mixed-signal, analogue and RF SoCs

Better integration of EM modeling and analysis tools with Synopsys' Custom Compiler should enable tighter design margins
Article  |  Topics: Blog - EDA, - Product  |  Tags: , ,   |  Organizations: ,


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors