Tech Design Forums
Technique
Vivado
Vivado
All
(2)
Articles
(2)
February 27, 2015
Getting the most out of IP based FPGA design with Synplify
How Synplify makes it easier to use IP in FPGA-based designs, and package your own IP for secure reuse, on Altera and Xilinx devices
Article | Topics:
IP - Assembly & Integration
,
Design Management
| Tags:
Altera
,
IP encryption
,
IP Integration
,
reuse
,
Vivado
,
Xilinx
| Organizations:
Synopsys
October 25, 2012
Vivado HLS/AutoESL: Agilent packet engine case study
How Xilinx' Vivado HLS enabled the creation of an in-fabric, processor-free UDP network packet engine
Article | Topics:
EDA Topics
,
EDA - ESL
| Tags:
AutoESL
,
communications
,
DHCP
,
FPGA
,
high-level synthesis (HLS)
,
Internet Protocol
,
ISE Design Suite
,
UDP
,
Vivado
| Organizations:
Agilent Technologies
,
Xilinx
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search