Vivado

February 27, 2015

Getting the most out of IP based FPGA design with Synplify

How Synplify makes it easier to use IP in FPGA-based designs, and package your own IP for secure reuse, on Altera and Xilinx devices
Article  |  Topics: IP - Assembly & Integration, Design Management  |  Tags: , , , , ,   |  Organizations:
October 25, 2012

Vivado HLS/AutoESL: Agilent packet engine case study

How Xilinx' Vivado HLS enabled the creation of an in-fabric, processor-free UDP network packet engine

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors