timing

All (1)
Guides (1)

July 23, 2014

20nm

The 20nm node can offer power, performance and area advantages, but making these gains takes a deep understanding of the interactions between process and design.

Guide | Topics: EDA - IC Implementation | Tags: 20nm, 28nm, cell pin access, design cost, double patterning, dummy fill, interconnect resistance, test, timing, variability

PLATINUM SPONSORS

View All Sponsors