PSL

May 28, 2014

Formal verification

As designs get larger and stress the ability of simulation to exercise an SoC, formal techniques have become essential parts of design and verification.
April 5, 2012

Assertion-based verification

More than half of design companies claim to use ABV but many have yet to deploy full methodologies.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors