Tech Design Forums
Technique
CPF
CPF
All
(3)
Articles
(2)
Guides
(1)
October 16, 2019
Achieving the interactive development of low-power designs
Power intent files have increased efficiency and the use of an IDE can prevent them becoming outdated as a design evolves.
Expert Insight | Topics:
EDA - IC Implementation
,
Verification
| Tags:
C++
,
CPF
,
e
,
Eclipse
,
IDE
,
low-power design
,
power intent
,
SystemVerilog
,
UPF
,
Verilog
,
VHDL
| Organizations:
AMIQ EDA
October 30, 2012
Verifying low-power intent in mixed-signal design
An exclusive extract from Cadence Design Systems' Mixed-Signal Methodology Guide provides an excellent overview of its discrete topic and a flavor of the book as a whole.
Article | Topics:
EDA Topics
,
EDA - Verification
| Tags:
book
,
CPF
,
low power
,
mixed-signal integration
| Organizations:
Cadence Design Systems
,
Si2
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page