clock domain crossing (CDC)

As designs get larger and stress the ability of simulation to exercise an SoC, formal techniques have become essential parts of design and verification.

The increased use of IP and a rise in process variability is driving a move to look at alternatives to traditional low-skew clock distribution strategies.