OneSpin brings formal to bear on ISO 26262 fault tracing

By Chris Edwards |  No Comments  |  Posted: June 7, 2015
Topics/Categories: Blog - EDA  |  Tags: , , , ,

OneSpin Solutions has used its formal-verification technology as the basis for an app intended for ISO 26262 projects that analyzes the ability of a design to deal with fault conditions.

Raik Brinkmann, president and CEO of OneSpin, said: “Fault qualification is one of the most time-consuming and important operations in the verification of these designs, and we have produced a unique app that fully complements our safety critical solution.”

OneSpin vice president of marketing Dave Kelf said a key requirement for designing systems for ISO26262 is to be able to simulate the behavior of faults on a gate-level netlist without actually changing the design to include those faults.

Cadence Design Systems launched a fault simulator last year to identify how the system copes with faults in the hardware and error conditions. The OneSpin tool uses formal verification instead to exhaustively find out how faults can propagate through the design.

Kelf said: “One example is with Hamming codes. Formal technology can check whole state space to see, in the case of a RAM, whether the Hamming code could fix for all single bit errors and report two-bit errors. Formal can do that much more quickly than simulation.”

The 360 Qualify tool can operate on an entire fault population, or a user-defined fault list to provide a statistical analysis based on fault sampling. A specified area of interest or restricted fault list also may be applied to save unnecessary processing time. An initial design state generated at a specific timestamp during a simulation may be loaded for context specific testing. The app includes full graphical debugging to help with the detection of fault propagation.

Comments are closed.


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors