Volume 4

March 1, 2007

Start Here

Look at what is supposed to be a stellar-performing market: displays. According to data from the Consumer Electronics Association, large screen plasma and LCDs are flying out of the stores.Yet the major suppliers spent much of Q4 2006 getting seriously beaten up on price. Moreover, the likelihood of a third technology entering that market, SED […]

Article  |  Tags:
March 1, 2007

Scan infrastructure and environment for enhanced at-speed ATPG

A major issue faced by SoC design teams adopting 90nm and 65nm process nodes is the increase in yield fall-out. At 90nm it is estimated that 30% of yield fall-out is due to performance and signal integrity issues. As a result, accurate and cost effective at-speed manufacturing test and characterization has become evermore critical to […]

Article  |  Tags:
March 1, 2007

Revealing the hidden cost of performance for physical verification

The increasingly onerous nature of physical verification at today’s nanometer process geometries requires the regular benchmarking of appropriate tools, if designs are to be realized in a cost-effective manner. However, the criteria for such benchmarking are all too often limited to relatively simplistic notions of ‘performance’. The article explains that the real cost of physical […]

Article  |  Tags:
March 1, 2007

Re-evaluating the flow for package-aware chip design

Chip and package design are all too often still seen as separate stages in the design process. In today’s nanometer age and with the growing use of techniques such as system-in-package, this lack of integration can have catastrophic results. Package designers frequently encounter overly complex and un-routable silicon that requires multiple iterations to fix. Problems […]

Article  |  Tags:
March 1, 2007

MPSoC demands system-level design automation

The relative performance of a single processor has leveled off in the last decade. Built-in instruction-level parallelism is becoming less efficient because issuing more than four instructions in parallel has little effect on most applications. Meanwhile, recent attempts to boost performance have come dangerously close to the energy/power consumption ceiling. Dedicated hardware accelerators may prove […]

Article  |  Tags:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors