physical IP

August 25, 2013

Proving the 20nm ecosystem with the ARM Mali GPU

What ARM learnt when it ran a Mali GPU-based test chip through a Synopsys tool flow onto a TSMC 20nm process

Expert Insight | Topics: IP - Assembly & Integration | Tags: 20nm, cell libraries, double patterning, ecosystem, GPU, physical IP, restricted design rules (RDR), routing | Organizations: ARM, Synopsys, TSMC

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors