Virtex 7

October 23, 2012

Vivado, inside the new Xilinx design suite

The FPGA vendor's new flagship is now on public release. It adds an array of features, including support for system-level to HDL synthesis.

Article | Topics: EDA Topics, EDA - ESL, IC Implementation | Tags: FPGA, ISE Design Suite, Matlab, place and route, programmable logic, Simulink, synthesis, SystemC, SystemVerilog, Verilog, VHDL, Virtex 7, Xilinx | Organizations: Xilinx

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors