March 2, 2009

Multiple cross clock domain verification

Today’s system-on-chip designs often need to encompass multiple asynchronous clocks. This raises the problem of verification for the resultant clock domain crossings. It is becoming apparent that functional simulation alone is not up to the task. Instead, engineers need to consider hybrid methodologies, combining structural and functional verification approaches. The use of assertions is also […]

Article  |  Topics: EDA - Verification  |  Tags: , ,
June 1, 2008

Using Open Virtual Platforms to build, simulate and debug multiprocessor SoCs

The Open Virtual Platforms (OVP) initiative aims to help resolve the difficulties that arise today when modeling multicore systems-on-chip (SoC) so that designers can perform early and timely test of the embedded software that will run on the end devices. As architects continue to add more cores to meet hardware design goals, the complexity of […]

Article  |  Topics: Embedded - Integration & Debug  |  Tags: , ,
June 1, 2006

Powering the third digital electronics revolution

As the third wave of the digital revolution finally gains momentum, the chip industry is breaking loose from its homogeneous telecom/PC-centric confines – where everyone’s product and box essentially looked and worked the same – into the arms of the fragmented consumer-centric heterogeneous multimedia, with significantly more brand names and lots of different price points. […]

Article  |  Topics: EDA - ESL  |  Tags: ,
December 1, 2005

Taking a broad view

The IEEE Council for EDA has opened its website at Earlier this fall, the IEEE Council for Electronic Design Automation (CEDA) took on formal existence with the election of its first officers. Design consultant and one time DAC general chair Alfred Dunlop is its launch president. He sets out why this is a great […]

Article  |  Topics: EDA - IC Implementation  |  Tags: , ,   |  Organizations: ,


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors