VHDL
VHDL is a hardware description language with rich constructs that can model complex systems. It can also be constrained for use as the starting point of an FPGA or ASIC design.
OS-VVM
Where there’s a will… there’s a way to better VHDL verification
An overview of the Open Source VHDL Verification Methodology and two of the libraries it uses.