error markers

January 25, 2019

A better way to manage error reporting at the chip and block levels

In a continuous-build design flow, at which level should your error markers be addressed?

Article | Topics: EDA - IC Implementation | Tags: block-level, chip-level, DRC, error markers, error reporting, place and route | Organizations: Siemens EDA

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Siemens EDA

View All Sponsors