area optimization

September 18, 2014

Using optimized design flows to meet PPA goals for SoC processor cores

How tuning a design flow can help optimize SoC processor cores for power, performance and area - and make it possible to do different optimisations for different cores on the same SoC.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors