Tech Design Forums
Technique
IC Compiler II
IC Compiler II
All
(1)
Articles
(1)
October 31, 2014
A short introduction to IC Compiler II
A look under the hood of IC Compiler II, Synopsys' next-generation netlist-to-GDSII implementation system.
Article | Topics:
EDA - IC Implementation
| Tags:
16nm and below
,
clock tree synthesis
,
design planning
,
established nodes
,
floor planning
,
hierarchical design
,
IC Compiler II
| Organizations:
Synopsys
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search
