Tech Design Forums
Technique
gate-level
gate-level
All
(2)
Articles
(2)
January 27, 2022
Assure diagnostic coverage from RTL to gate level during analysis for functional safety
Generating accurate ASIL metrics early in the functional safety lifecycle, reduces time-to-certification for ISO26262.
Article | Topics:
EDA Topics
,
EDA - IC Implementation
,
Verification
| Tags:
ASIL
,
automotive
,
autonomous vehicles
,
diagnostics
,
functional safety
,
gate-level
,
ISO 26262
,
RTL
| Organizations:
Siemens EDA
October 5, 2018
How to improve throughput for gate-level simulation
Innovative methodologies, strategies and tool features help overcome other inefficiencies in complex but necessary simulations.
Article | Topics:
EDA - Verification
| Tags:
debug
,
Design Management
,
gate-level
,
methodology
,
simulation
| Organizations:
Siemens EDA
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search