Tech Design Forums
Technique
System C
System C
All
(2)
Articles
(2)
June 7, 2017
Staging virtual prototype bring-up for faster software development
How staging virtual prototype bring-up can accelerate the development of embedded software in complex systems.
Article | Topics:
Embedded - Integration & Debug
,
EDA - Verification
| Tags:
elaboration
,
System C
,
TLM
,
virtual prototype
| Organizations:
Synopsys
January 8, 2016
The shape of system design and verification in 2016
2016 marks the 20th anniversary of the term Electronic System Level (ESL), introduced by Gary Smith in 1996. Where are we now? And how will developments this year push the frontiers of practical ESL design?
Article | Topics:
EDA - ESL
| Tags:
ESL
,
high-level synthesis (HLS)
,
System C
,
TLM 2.0
,
verification
| Organizations:
Cadence Design Systems
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page