September 2006

September 1, 2006

Start here

Putting together this latest edition of EDA Tech Forum was not unlike participating in chip design’s answer to Family Feud. A hundred design and semiconductor companies were asked what they considered the greatest challenge facing them today. And our survey said… ‘Verification’. Followed by ‘Mixed-Signal Verification’. Followed by ‘Debug’ with the caveat that they would […]

Article  |  Tags:


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors