March 2008

March 1, 2008

Parasitics: an old problem reaches new heights

The semiconductor industry faces increasing challenges in the design of complex systems-on-chip, and while some have sprung from new, only recently anticipated sources, others are, in fact, very familiar. Foremost among these are the interconnect delays caused by the increasing influence of parasitic networks. Parasitic inductance is also a growing concern. The causes of parasitic […]

Article  |  Tags:


Synopsys Cadence Design Systems Siemens EDA
View All Sponsors