Tech Design Forums
Technique
RTL simulation
RTL simulation
All
(8)
Articles
(7)
Guides
(1)
October 31, 2013
X propagation
X propagation within RTL simulations can hide fatal bugs. Uncovering and eliminating the effect improves design quality and avoids respins.
Guide | Topics:
IP - Assembly & Integration
,
EDA - Verification
| Tags:
formal verification
,
gate-level simulation
,
power gating
,
reset
,
RTL simulation
,
synthesis
,
X propagation
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
Tech Design Forum
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page