RAID

July 31, 2013
Featured image of ASIC chip plot - Dot Hill case study

RAID vendor Dot Hill adopts OVM flow for reliability

How the company migrated to an OVM-based methodology to design and verify a 30 million-gate ASIC design, on the path to UVM.
Article  |  Topics: EDA - IC Implementation, Verification  |  Tags: , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors