pin placement

February 22, 2016

Floorplanning complex SoCs with multiple levels of physical hierarchy

How to work with multiple levels of physical hierarchy when floorplanning multicore, multiport, multi-million gate SoCs

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors