over-constraint

July 17, 2018
Sean Safarpour is the Director of Application Engineering at Synopsys.

Formal fundamentals: what’s hiding behind your constraints

Effective formal verification demands striking a careful balance in the use of constraints – too many slows things down, but too few may let bugs slip through.
Expert Insight  |  Topics: EDA - Verification  |  Tags: , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors