Tech Design Forums
Technique
level shifting
level shifting
All
(2)
Articles
(2)
December 23, 2022
Reliability verification simplified for multi-power domain designs
Automating reliability verification with tools that offer packaged checks provides greater consistency and accuracy across an increasingly complex process.
Expert Insight | Topics:
EDA - Verification
| Tags:
electrical overstress
,
electrostatic discharge
,
EOS
,
ESD
,
level shifting
,
power domain
,
reliability
,
reliability verification
| Organizations:
Siemens EDA
September 17, 2013
Managing power intent, signal isolation and level shifting in a UPF-based multi-voltage IC design
Power intent, signal isolation and level shifting can all be controlled in a UPF-based multi-voltage IC design through careful coding.
Article | Topics:
EDA - IC Implementation
| Tags:
domain merging
,
isolation
,
level shifting
,
power intent
,
UPF
| Organizations:
Synopsys
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search