Tech Design Forums
Technique
co-optimization
co-optimization
All
(1)
Articles
(1)
January 7, 2015
A holistic approach to IoT chip design
A look at the challenges of designing chips for the Internet of Things, or IoT, and some of the responses to those challenges
Expert Insight | Topics:
Embedded - Architecture & Design
,
IP - Assembly & Integration
| Tags:
co-optimization
,
low-power design
,
multi-Vt design
,
smart analog
| Organizations:
Synopsys
IP Topics
Assembly & Integration
Design Management
Selection
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Expert Insights
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Expert Insights
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Expert Insights
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Expert Insights
Guides
Embedded Home Page
Search