Standards

August 7, 2017
Pedro Ricardo Miguel

Supporting higher-resolution displays without major system redesign

Using VESA's Display Stream Compression (DSC) standard to enable visually lossless performance and low latency for ultra-high-definition displays.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Assembly & Integration  |  Tags: , , , , ,   |  Organizations: , ,
July 25, 2017
Featured Image - Portable Stimulus feature

Automating test from IP to SoC levels with portable stimulus

This introduction to the new Accellera standard includes a demo of portable stimulus in use to fully verify a DMA engine.
Article  |  Topics: EDA - Verification  |  Tags: , , , ,   |  Organizations: ,
July 18, 2017
Richard Solomon, technical marketing manager, Synopsys

Using CCIX to implement cache coherent heterogeneous multiprocessor systems

CCIX is a cache coherency protocol, based on PCI Express, for interconnecting high-performance heterogenous multiprocessing systems.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Assembly & Integration, Selection  |  Tags: , , ,   |  Organizations: ,
May 9, 2017
John Swanson John Swanson is senior marketing manager for DesignWare IP at Synopsys.

Building faster data centers with 25G Ethernet

The rising bandwidth demands of data centres have driven the development of 25G Ethernet, which will also form a pathway to 100G.
Expert Insight  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , , , ,   |  Organizations: ,
March 15, 2017
DVCon China takes place at the Parkyard Hotel, Shanghai on April 19th.

DVCon China launches this April in Shanghai

DVCon China general chair Andy Liu discusses Accellera’s new addition to its design and verification conference series (简体中文).
Expert Insight  |  Topics: EDA - ESL, IC Implementation, Verification  |  Tags: , , , , , , ,   |  Organizations: , , ,
March 15, 2017
DVCon China takes place at the Parkyard Hotel, Shanghai on April 19th.

DVCon中国将于4月在上海亮相

DVCon中国大会主席刘红亮讨论了Accellera新增的DVCon中国ASIC设计和验证会议的看点。
Article  |  Topics: EDA - Verification  |  Tags: , , , , , , ,   |  Organizations: , , ,
March 3, 2017

Reducing the power consumption of USB Type-C digital headsets

Thinner phones are going to need new connectors. Many designers are considering USB Type-C, and the related Audio Device Class 3.0 specification (ADC 3.0), for use in high-quality digital headsets.
Article  |  Topics: Embedded - Architecture & Design, IP - Selection  |  Tags: , ,   |  Organizations: ,
January 31, 2017

Using the MIPI RFFE specification to simplify the control architecture of multi-radio SoCs

The MIPI RFFE standard provides a common approach to controlling power amplifiers, low-noise amplifiers, filters, switches, power management modules, antenna tuners and sensors in SoCs and systems.
Article  |  Topics: IP - Assembly & Integration, Selection  |  Tags: , , ,   |  Organizations:
January 11, 2017
Derek Bouius

Three steps to implementing robust encryption

A look at the steps necessary to validate implementations of the cryptographic algorithms that are used to protect today’s devices and communications infrastructure.
Expert Insight  |  Topics: IP - Selection, EDA - Verification  |  Tags: , , , , ,   |  Organizations: ,
December 14, 2016
IoTSF eye on security image

Guidelines attempt to build trust in IoT

When developing its security guidelines and checklists for consumer IoT and similar devices, the IoT Security Foundation's working groups tested their recommendations against what is known about real-world hacks and attacks.
Article  |  Topics: Embedded - Architecture & Design, User Experience  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors