Industry Blogs

September 6, 2012

Getting ready for 20nm

Tackling the three key challenges of 20nm processes: design complexity; the physics of lithography; and economics.
Article  |  Tags: , , ,
August 23, 2012

Verification challenges require surgical precision

The verification challenge is best addressed by a combination of highly targeted tools, according to Pranav Ashar, CTO of Real Intent.
May 22, 2012

Making dummy fill smarter

Guest blogger Jeff Wilson discusses some of the subtleties involved in the effective use of dummy fill in deep sub-micron IC designs.
Article  |  Tags: , ,   |  Organizations:
April 25, 2012

No more spaghetti

Cutting the cabling to simplify the emulation process.
Article  |  Tags: ,   |  Organizations:
March 21, 2012

The return of the ‘custom’ embedded OS

Colin Walls of Mentor Graphics on a significant surprise in UBM’s latest market survey
Article  |  Tags: ,
February 9, 2012

New SystemC reference simulator open for public comment

A reference simulator for the latest version of SystemC is now available for public review and comment, writes Accellera's Dennis Brophy.
Article  |  Tags: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors