Design to Silicon

April 24, 2012

Xilinx revamps design software for new processes

Xilinx has created Vivado, a new set of tools to support sub-30nm FPGAs that, for advanced designs at least, will take over from its long-established ISE suite.
Article  |  Tags: , , , , , ,   |  Organizations:
April 17, 2012

SpringSoft tackles analog automation with new twist on constraints

SpringSoft is trying a different approach to constraint-based design in a bid to improve the automation of custom and mixed-signal design, particularly on advanced process nodes.
April 2, 2012

Mixed-signal for the rest of us from Triad

The specialist AMS foundry Triad Semiconductor has married its ViaASIC drag and drop libraries to Mentor Graphics' SystemVision design environment.
March 26, 2012

Synopsys builds 3D into tool portfolio

At the SNUG event this week, Synopsys is taking the wraps off its plans to support 3DIC, with updates to tools for physical design and verification.
March 22, 2012

TSMC Altera heterogeneous integration is cool but is it 3D?

This looks more like 2.5D silicon interposer-based technology to us, though it is a major and necessary advance
Article  |  Tags: , ,
March 20, 2012

Japan one year on: a need to rebuild exposed?

Beyond the earthquake, analyst IHS says the tragedy revealed systemic problems with an aging semiconductor fab base
Article  |  Tags: , , , ,
March 16, 2012

DATE 2012: Coverage roundup

This page brings together all of our coverage from Design Automation and Test in Europe 2012 in Dresden, Germany.
Article  |  Tags:
March 16, 2012

DATE notebook: Aldec builds in more support for VHDL methodology

Aldec has updated its Riviera Pro tool to provide more support for OS-VVM, the recently launched verification methodology for VHDL
Article  |  Tags: , , , , ,
March 16, 2012

DATE notebook: Help for heat-sensitive chips

Until the software is ready, it's often hard to tell when two neighbouring units on an SoC could combine to push the package past its maximum thermal point. Docea Power aims to help.
March 15, 2012

DATE notebook: Constraints smooth path for FPGA synthesis

Blue Pearl Software has extended its reach into the world of field-programmable gate array (FPGA) design and verification with a project that has culminated in a tighter integration between its timing analysis tools and the Synopsys Synplify Pro tool.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors