Commentary

June 1, 2012

DAC 2012: STMicro, Cadence, GlobalFoundries in 20nm AMS claims

The troops will be out in force next week to claim progress on 20nm AMS design flows that take manufacturability into account.
May 29, 2012

DAC 2012: Atrenta to automate production of power-intent constraints

Atrenta is updating existing tools and planning new ones to help designers get the most bang for their joule.
Article  |  Tags: , , , , ,   |  Organizations:
May 29, 2012

DAC 2012: Calypto brings tools together for high-level power savings

Calypto has combined the Catapult high-level synthesis (HLS) tool with elements of its PowerPro software to focus on the demand for lower-power SoC designs.
Article  |  Tags: , , ,   |  Organizations:
May 23, 2012

TI tool hands out low-power tips

Texas Instruments has put together a tool aimed at users of its MSP430 microcontroller family that will help cut the power consumption of their applications.
Article  |  Tags: , , , , ,   |  Organizations:
May 22, 2012

Making dummy fill smarter

Guest blogger Jeff Wilson discusses some of the subtleties involved in the effective use of dummy fill in deep sub-micron IC designs.
Article  |  Tags: , ,   |  Organizations:
May 15, 2012

Analog designers ‘need to use digital tools’

Designers working on mixed-signal circuits will benefit from using digital tools, Cadence's SVP of R&D for custom design said at CDNLive EMEA today. But for those who don't a faster fast Spice is on its way.
Article  |  Tags: , , ,   |  Organizations:
May 14, 2012

Intel’s tapered fin reveals short-channel issues

A startup has analyzed the shape of Intel's fins and found the process is not quite as well-behaved as circuit designers would perhaps like.
Article  |  Tags: , ,   |  Organizations: ,
April 25, 2012

No more spaghetti

Cutting the cabling to simplify the emulation process.
Article  |  Tags: ,   |  Organizations:
April 25, 2012

Mentor unveils second-generation Veloce emulator

Mentor Graphics has updated its Veloce emulator, using a newly developed chip to double capacity while, at the same time, developing new software to overcome the traditional handicaps of in-circuit emulation.
Article  |  Tags: , , ,   |  Organizations:
April 24, 2012

Xilinx revamps design software for new processes

Xilinx has created Vivado, a new set of tools to support sub-30nm FPGAs that, for advanced designs at least, will take over from its long-established ISE suite.
Article  |  Tags: , , , , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors