PCB

November 15, 2018

Xpedition updated for schematic verification and DFT

Mentor's flagship PCB suite is aiming to offer another 'shift left' in verification as respins rise.
Article  |  Tags: , , , , ,   |  Organizations:
November 6, 2018

Netronome launches chiplet initiative for network-accelerator SIPs

Data-center networking specialist Netronome has recruited a number of silicon makers and IP suppliers to a standard for chiplet designs that can be used in SIPs for edge computers and servers.
September 24, 2018

Module strategies try to streamline IoT trials

Suppliers to the embedded industry see modules and readymade software as being key to getting IoT projects off the ground.
Article  |  Tags: , ,   |  Organizations: , ,
September 21, 2018

Power analyzer takes rates up to 5MHz

Yokogawa has moved to a modular architecture to handle the growing number of complex applications that are emerging in power testing.
Article  |  Tags: , ,   |  Organizations:
September 19, 2018

Dialog plans configurable mixed-signal expansion

Dialog Semiconductor aims to expand its use of configurable mixed-signal circuitry across its product line following its acquisition of specialist Silego a year ago.
Article  |  Tags: ,   |  Organizations:
June 27, 2018

EDA needs to work on the back end, says Qualcomm

It’s the back-end that needs work as system-level considerations begin to dominate design, Qualcomm’s vice president of engineering said at DAC.
Article  |  Tags: , , , , ,   |  Organizations:
April 20, 2018

SEMI-ESDA tie-up aims to extend EDA’s global reach

Cooperation in key verticals such as automotive and changes for DAC as well as global conference outreach underpin EDA association's move.
April 10, 2018

Cadence tunes Virtuoso for 5nm and SIP

Cadence Design Systems has made enhancements to its Virtuoso mixed-signal layout tool at both the system-level and nanometer-design levels for its 18.1 release.
Article  |  Tags: , , , , ,   |  Organizations:
February 13, 2018

HyperLynx update automates SerDes validation

Simulation suite automates the largely manual process of validating more than 25 SerDes protocols.
Article  |  Tags: , , , , , ,   |  Organizations:
January 23, 2018

Capacity shortages loom if 2017 growth repeats

If current market trends persist, shortages in wafers are likely to follow, hurting the ability of some companies to ship silicon and boost the prices for those who can.
Article  |  Tags: , ,   |  Organizations: ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors