IP

December 8, 2017

IP choice drives SSD controller design

Two-year-old design house make IP choice to use Synopsys DesignWare to build an enterprise SSD controller from scratch.
Article  |  Tags: , , ,   |  Organizations: ,
December 6, 2017

European teams explore 3D integration tradeoffs

Two leading European research institutes presented their work on the feasibility and cost-effectiveness of monolithic 3D integration at this year's IEDM.
Article  |  Tags: , ,   |  Organizations: ,
December 1, 2017

Workshop sees the RISC-V ecosystem expand

The RISC-V workshop in California at the end of November 2017 provided the opportunity for Western Digital to commit its own work on processors for internal use to the open-source architecture and for the ecosystem of off-the-shelf cores and tools to expand.
December 1, 2017

X-Fab cuts flicker noise for 180nm process

X-Fab has added a process module to its wide voltage- and temperature-range 180nm mixed-signal process that supports a set of transistors with lower 1/f flicker noise.
Article  |  Tags: , , ,   |  Organizations:
November 28, 2017

Near-threshold clock control aims to improve processor efficiency

Minima Processor is working on the first processor cores that will be customized to use its timing-control technology to push supply voltages into the near-threshold zone.
Article  |  Tags: , , ,   |  Organizations: ,
October 23, 2017

Arm plans secure reference architecture for Cortex-M

Arm is putting together a security framework that the company is assembling to support, at least initially, IoT devices based on the Cortex v8M architecture.
Article  |  Tags: , , , ,   |  Organizations:
October 19, 2017

Microsemi sets up RISC-V partner program

Microsemi has set up an ecosystem program around the RISC-V soft cores the company has designed for its FPGAs.
Article  |  Tags: , ,   |  Organizations: ,
October 17, 2017

Arm TechCon 2017 preview: Synopsys

Synopsys' line-up at next week's ARM TechCon includes joint presentations with Huawei and Nvidia.
Article  |  Tags: , , , , , ,   |  Organizations: , , , , ,
September 12, 2017

Group to build CCIX accelerator test chip

ARM, Xilinx, Cadence Design Systems, and TSMC have agreed to produce a test chip for the CCIX project.
Article  |  Tags: , , , ,   |  Organizations: , , ,
August 21, 2017

Codasip adds IoT core to RISC-V line

Codasip has added a processor core aimed at low-energy IoT nodes to its growing portfolio of customizable designs based on the RISC-V architecture.
Article  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors