Embedded

June 20, 2016

Let’s lose the fins

DTCO work by GlobalFoundries and Qualcomm reported at VLSI Symposia shows the need to minimize fin counts in future finFET processes.
Article  |  Tags: , , , , , ,   |  Organizations: ,
June 12, 2016

What’s the shortest time in the universe?

“It’s the time between putting out an open-source ARM core and getting a letter from an ARM lawyer,” says UC Berkeley professor Krste Asanovic. So, some design teams are turning to IP that started out as open source to provide more scope for experimentation.
June 8, 2016

Minimize memory moves for greener data centers

Deep pipelines and dynamic memory sharing may provide the key to the development of faster and more efficient server-farm blades as the focus in hardware design moves to augmenting conventional processors with specialized accelerators.
June 6, 2016

NXP readies single package solution for 77GHz radar

NXP discusses second silicon flavor for automotive radar, after earlier launch of postage-stamp devices.
June 1, 2016

Computex 2016: Microsoft makes play to be the VR OS

Microsoft has launched an OEM version of the Windows Holographic platform it has developed for its own AR headset, the HoloLens.
May 30, 2016

ARM aims for top-end phones with core pairing

ARM is combining a new high-end 64bit Cortex-A core with a reworked Mali graphics processor to support high-throughput applications such as virtual reality and machine learning.
Article  |  Tags: , , , , ,   |  Organizations:
May 25, 2016

ECC crypto code and core aim for home automation

Oberon Microsystems has ported a set of low-overhead cryptographic codes suitable for Apple's HomeKit to the Cortus APS3RP 32bit processor core.
Article  |  Tags: , , , ,   |  Organizations:
May 23, 2016

Mentor integrates automotive IGBT test and simulation

A new dedicated automotive power tester helps cut simulation errors to just 0.5% with more faithful calibration.
Article  |  Tags: , , ,   |  Organizations:
May 5, 2016

Functional safety and high reliability for FPGA designs – eight videos show you how

Videos detail techniques to improve the functional safety and reliability of FPGA designs, including the implementation of triple modular redundancy, safe FSM schemes and self monitoring.
Article  |  Tags: , , , , , ,   |  Organizations:
May 3, 2016

Cadence boosts MAC count for neural networks

Cadence Design Systems has increased the throughput of its vision-oriented DSP family to cater for deep-learning applications.

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors