EDA

March 24, 2017

The return of the CEO Outlook

The ESD Alliance is relaunching the annual panel session featuring CEOs from ARM, Cadence Design Systems, Mentor Graphics and Synopsys in Mountain View on April 9.
March 23, 2017

Leverage a zero-cost proof-of-concept platform for the IoT

ARM and Tanner EDA aim to chart a path toward cheaper, easier to realize designs for the embedded and Internet-of-Things markets.
Article  |  Tags: , , , , ,   |  Organizations: ,
March 13, 2017

Open-Silicon claims RISC-V ultra-low-power first

Implementation uses dedicated PULP technology in silicon for Green Waves Technologies on TSMC's 55nm LP process.
March 8, 2017

Verification Futures tackles safety and security

The Verification Futures conference organized by European EDA consultancy TV&S returns for its seventh year in early April with a focus on safety and security in the growing area of cyber-physical systems.
March 7, 2017

Reducing the documentation burden in ISO 26262

The Mentor Safe program aims to increase automotive users' confidence in tools and provide documentation needed for the functional safety standard.
Article  |  Tags: , , ,   |  Organizations:
March 7, 2017

POSTPONED: Get to grips with new PC, monitor energy regs

An ESD Alliance panel on incoming Californian energy regulations originally scheduled for later this month has been postponed.
Article  |  Tags:   |  Organizations: , , , , , ,
March 6, 2017

Embedded World 2017 preview: Mentor Graphics

Three Mentor divisions - Embedded, PADS and Tanner EDA - will present their latest innovations during the conference and exhibition in Nuremberg next week.
March 2, 2017

How formal concentrates ISO 26262 fault analysis

Formal enables substantial fault pruning and more definitive fault injection for ISO 26262 using techniques such as sequential logic equivalence checking.
February 27, 2017

Cadence tunes up simulators and FPGA prototyping

Cadence has reworked two parts of its verification suite to streamline the use of multicore computers for simulation and FPGA-based prototyping systems.
February 22, 2017

Streamlining analog fault simulation

Analog fault simulation times have barely fallen for two decades but that is beginning to change.
Article  |  Tags: , , ,   |  Organizations: ,

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors