EDA

May 25, 2015

Shape a major choice for sub-10nm nanowire FETs

TCAD specialist GSS says nanowire transistors look practical down to 5nm but that designers need to carefully explore how the wires are shaped as quantum-confinement effects take hold
Article  |  Tags: , , , , , ,   |  Organizations:
May 21, 2015

OneSpin uses app-store approach to open up formal verification

Formal-verification specialist OneSpin is setting up its own equivalent of an app store, building on top of a formal engine the company now licenses to other companies.
May 21, 2015

Agnisys automates register checks

Agnisys is adding automated verification of SoC register maps to its IDesignSpec tool for defining and specifying registers and their behaviours, deploying both a dynamic and a formal version.
Article  |  Tags: , , ,   |  Organizations:
May 19, 2015

eSilicon offers ‘no gain, no pain’ ASIC block optimisation service

Design and manufacturing services company draws on big data to offer ASIC block optimisations
Article  |  Tags: ,   |  Organizations:
May 19, 2015

Tortuga introduces security checks for SoC designs

Startup Tortuga Logic has developed a toolkit for checking the security aspects of SoC hardware designs.
Article  |  Tags: ,   |  Organizations:
May 18, 2015

Sonics readies fine-grained power-gating architecture

Sonics is moving into power management with an approach intended to substantially automate much of the job of building finely grained power-gated SoCs.
Article  |  Tags: , , , ,   |  Organizations:
May 15, 2015

Making DAC ‘a must’ for designers

As 2015's general chair for the Design Automation Conference, Anne Cirkel has looked to extend the attraction of the leading EDA, IP and embedded event.
Article  |  Tags:   |  Organizations:
May 14, 2015

‘I Love DAC’ free exhibit-and-events pass deadline is Tuesday

May 19 is the deadline for 'I Love DAC' offering free access to exhibits and many events, panels and speeches at the 2015 Design Automation Conference.
Article  |  Tags:   |  Organizations: , , ,
May 11, 2015

Altera uses hierarchical approach to speed up FPGA compiles

Altera is revamping the Quartus II software for its FPGAs with a mapping and synthesis engine aimed at the upcoming Gen 10 products, as well as adding a C/C++ front-end for system-level design.
Article  |  Tags: , , ,   |  Organizations:
May 11, 2015

VLSI Symposia delve into future process choices

Intel 14nm finFET SoC process is among the highlights of the 2015 VLSI Symposia alongside research that looks at the integration of III-V and 2D materials for future processes.
Article  |  Tags: , , , , , , ,   |  Organizations: , , ,

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors