EDA

December 18, 2014

Gary Smith EDA: PCB ‘a door to the future’ but ‘slow take-off’ for ESL

The leading EDA analyst also charts growth for RTL and IC CAD in 2014 Market Share Summary, and highlights system-driven shifts in tool evaluation.
Article  |  Tags: , , , , , ,   |  Organizations:
December 16, 2014

14nm/16nm finFETs debut at IEDM

The International Electron Device Meeting (IEDM) has once again provided a chance for the major chipmakers to go head-to-head with their latest processes - this time with finFETs.
Article  |  Tags: , ,   |  Organizations: , ,
December 11, 2014

Use-cases drive high-level verification tool

Cadence has released a tool intended to ease the creation of scenario-driven tests to better exercise complex IP and SoC designs.
November 24, 2014

A57 finFET design underlines routing challenges

In a presentation at the recent ARM TechCon, HiSilicon described the issues in putting together a 16nm finFET-based design built around a cluster of ARM’s Cortex A57 processors.
Article  |  Tags: , , , , ,   |  Organizations: ,
November 18, 2014

Startup builds environment for custom EDA tools

Canadian startup Invionics has launched a development environment and packager intended to make it easier for users within chipmakers and design houses to build customized tools.
Article  |  Tags: , , , , , ,   |  Organizations: ,
November 12, 2014

TSMC begins risk production of 16FF+

TSMC says it has begun risk production on its FinFET Plus (16FF+) process, claiming that it has reached a greater level of maturity earlier in its development cycle than previous nodes developed at the foundry.
Article  |  Tags: , ,   |  Organizations:
November 4, 2014

From Darwin to Mao: how multi-patterning could move up the flow

Are we torn between evolution and revolution? Mentor Graphics' Joe Sawicki discusses how pattern matching already in fabs could move up and radically alter the design flow.
October 28, 2014

Cadence tool automates library creation of analog macros

Cadence Design Systems has launched an analog simulation tool designed to speed up the characterization of mixed-signal macros that can then be used to create the Liberty representations needed for full-chip signoff.
October 22, 2014

Cadence targets ISO 26262 with verification support

Cadence Design Systems has built a verification environment around its vManager software for ICs and systems that need to conform to the ISO 26262 safety standard.
October 20, 2014

IBM pays GlobalFoundries to take on chipmaking operation

GlobalFoundries is to acquire IBM's fabs in a deal that sees the server maker pay the foundry $1.5bn over five years and agree to exclusivity to 10nm.
Article  |  Tags: , , , , , ,   |  Organizations: ,

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors