EDA

February 21, 2018

Bulk transistor design aims for near-threshold power cuts

Semiwise, a startup founded by University of Glasgow professor Asen Asenov and former CEO of Gold Standard Simulations (GSS), has developed a low-power CMOS transistor technology suitable for ultralow-power sensor nodes.
Article  |  Tags: , , , , ,   |  Organizations:
February 20, 2018

DVCon US 2018 preview: OneSpin Solutions

The formal verification specialist will leverage its recent, successful certification by TÜV SÜD for functional safety solutions.
February 15, 2018

DVCon US 2018 preview: Oski Technology

The formal verification specialist will be discussing its own experiences and has partnered with users for presentations at DVCon US.
Article  |  Tags: ,   |  Organizations: ,
February 14, 2018

DVCon US 2018 preview: Breker Verification Systems

Breker's work towards the portable stimulus roll-out will lead much of its offering later this month in San Jose.
Article  |  Tags: , ,   |  Organizations: ,
February 12, 2018

DVCon US 2018 preview: Mentor

The Siemens subsidiary is involved with a wide range of tutorials, technical papers and more at this month's San Jose conference.
Article  |  Tags: , , , , ,   |  Organizations: , , ,
February 6, 2018

Machine learning and visualization ‘needed for coverage’

Traditional functional coverage has run out of steam and novel methods to improve the understanding of what tests are doing are needed to make progress. That is the view of Greg Smith, director of verification innovation and methodology improvement at Oracle.
February 1, 2018

Metrics introduces elastic compute to handle peak-time verification

Metrics Technologies has launched as a supplier of cloud-based verification tools offering per-minute pricing.
January 31, 2018

Analog blocks go digital for faster integration

Movellus has launched the first of a series of IP-creation tools with one that will build all-digital PLLs and integrate them into a design.
Article  |  Tags: , , , ,   |  Organizations:
January 23, 2018

ARM DesignStart case study demonstrates scheme’s ease-of-use

ARM and Mentor describe a proof-of-concept project using free tools and IP to combine AMS and digital.
January 23, 2018

Triage without tears: improving debug’s most human challenge

Struggling with how to make your debug triage process more efficient? A new checklist could help focus your efforts.
Article  |  Tags: , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors