EDA

December 7, 2017

Discover how ST adapted HLS for automotive imaging

ST has tweaked its standard HLS flow for ISPs to meet the requirements of ISO 26262
Article  |  Tags: , , , , ,   |  Organizations: ,
December 6, 2017

European teams explore 3D integration tradeoffs

Two leading European research institutes presented their work on the feasibility and cost-effectiveness of monolithic 3D integration at this year's IEDM.
Article  |  Tags: , ,   |  Organizations: ,
December 6, 2017

Learn how to simplify power states in UPF

UPF power state tables have become unwieldy due to rapid growth in LP design. The new construct, 'add_power_state' enables better verification flows.
Article  |  Tags: , , ,   |  Organizations: , , ,
December 1, 2017

Workshop sees the RISC-V ecosystem expand

The RISC-V workshop in California at the end of November 2017 provided the opportunity for Western Digital to commit its own work on processors for internal use to the open-source architecture and for the ecosystem of off-the-shelf cores and tools to expand.
December 1, 2017

X-Fab cuts flicker noise for 180nm process

X-Fab has added a process module to its wide voltage- and temperature-range 180nm mixed-signal process that supports a set of transistors with lower 1/f flicker noise.
Article  |  Tags: , , ,   |  Organizations:
November 28, 2017

Near-threshold clock control aims to improve processor efficiency

Minima Processor is working on the first processor cores that will be customized to use its timing-control technology to push supply voltages into the near-threshold zone.
Article  |  Tags: , , ,   |  Organizations: ,
November 21, 2017

Siemens builds Mentor AMS offering with Solido buy

Solido acquisition will also add further machine learning expertise to Mentor's capabilities.
Article  |  Tags: , , , ,   |  Organizations: ,
November 20, 2017

Maxim uses own PUF for low-cost crypto devices

Maxim has used its own mismatch-based PUF technology to support a new line of low-cost security devices.
Article  |  Tags: , , ,   |  Organizations:
October 19, 2017

Microsemi sets up RISC-V partner program

Microsemi has set up an ecosystem program around the RISC-V soft cores the company has designed for its FPGAs.
Article  |  Tags: , ,   |  Organizations: ,
October 18, 2017

Sub-10nm finFETs to feature at IEDM

Intel and GlobalFoundries will talk about their post-14nm finFET-based processes at December's IEDM.
Article  |  Tags: , , ,   |  Organizations: , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors