Blog Topics

May 25, 2015

Shape a major choice for sub-10nm nanowire FETs

TCAD specialist GSS says nanowire transistors look practical down to 5nm but that designers need to carefully explore how the wires are shaped as quantum-confinement effects take hold
Article  |  Tags: , , , , , ,   |  Organizations:
May 24, 2015

Cadence updates Allegro with PCB production and routing tools

Cadence has launched the 16.6 release of its Allegro PCB-design portfolio, adding modules for manufacturing documentation and design-rule preparation aids.
Article  |  Tags: , , , , ,   |  Organizations:
May 21, 2015

OneSpin uses app-store approach to open up formal verification

Formal-verification specialist OneSpin is setting up its own equivalent of an app store, building on top of a formal engine the company now licenses to other companies.
May 21, 2015

Agnisys automates register checks

Agnisys is adding automated verification of SoC register maps to its IDesignSpec tool for defining and specifying registers and their behaviours, deploying both a dynamic and a formal version.
Article  |  Tags: , , ,   |  Organizations:
May 20, 2015

Imagination to extend virtualization across the SoC

Imagination Technologies plans to introduce support for virtualization across all its processor cores, including signal processors such as the Ensigma family, as part of a plan to improve SoC security.
May 19, 2015

Unicef launches device contest for developing world

ARM and Unicef have teamed up to try to find new sources of designs for the developing world, and to stimulate innovation there.
Article  |  Tags: , ,   |  Organizations:
May 19, 2015

eSilicon offers ‘no gain, no pain’ ASIC block optimisation service

Design and manufacturing services company draws on big data to offer ASIC block optimisations
Article  |  Tags: ,   |  Organizations:
May 19, 2015

Tortuga introduces security checks for SoC designs

Startup Tortuga Logic has developed a toolkit for checking the security aspects of SoC hardware designs.
Article  |  Tags: ,   |  Organizations:
May 18, 2015

Vehicle ethernet adds to IP virtual reference kits for board design

Automotive ethernet is the latest virtual reference design platform to be added to the family of models developed by Cadence to support its physical-layer IP cores.
May 18, 2015

Sonics readies fine-grained power-gating architecture

Sonics is moving into power management with an approach intended to substantially automate much of the job of building finely grained power-gated SoCs.
Article  |  Tags: , , , ,   |  Organizations:

PLATINUM SPONSORS

Mentor Graphics GLOBALFOUNDRIES Synopsys Samsung Semiconductor Cadence Design Systems
View All Sponsors