Blog Topics

The technique is becoming increasingly important for designs that need to be flexible, compact and lightweight.

Make it easier to capture issues in 2.5D and 3D designs with multiple chiplets and emerging challenges with this 'shift left' approach.

Arm has launched what the company claims is its highest-performance and most-efficient AI accelerator.

How the various features within today's Calibre physical verification family help designers shift left tasks and cut time-to-market.

Certification to ISO 26262 for automotive systems and compatibility with the latest Arm9 generation of processors and the CHI-E interface are among the updates to Arteris’ Ncore cache-coherent on-chip network IP framework.

Arm is working with Cadence and Siemens on separate projects to support its plans in the SDV space.

DVCon Europe is looking for papers to be presented at this year’s event in mid-October.

The board of directors of Accellera Systems Initiative has approved the 2023 edition of the Verilog-AMS standard for release.

Cadence has agreed to work with Intel Foundry Services on IP and flows for the 18A process, which will include backside power delivery and nanosheet transistors.

Accellera has formed a working group to look at extensions to SystemVerilog to improve support for mixed-signal designs.