DFT

August 18, 2012

When good DFT goes bad: debugging broken scan chains

Scan chains help you test complex chip designs. But how do you test the scan chains themselves when they go wrong?
Article  |  Tags: , , , ,   |  Organizations:
July 11, 2012
tdf-jul12-mentor-ijtag-feat

Welcome to IJTAG: a no-risk path to IEEE P1687

Making a smooth transition to IJTAG, the scan-test strategy for IP blocks, without having to change your existing hardware.
Article  |  Tags: , , ,
July 3, 2012
Juergen Schloeffel

Why cell-aware testing is important

Characterizing standard-cell defect mechanisms helps improve IC testing
Expert Insight  |  Tags: , , ,   |  Organizations:
January 24, 2012

Design for test: a chip-level problem

The inherent complexity of today’s system-on-chips, with their multiple clock and voltage domains, requires test considerations to be moved further up design flows. The article describes strategies for and benefits from apply test before RTL goes through synthesis, augmenting what is already achieved through memory built-in self test and automatic test pattern generation.
August 23, 2011
tdf1109_kilopass1_medium

Ensuring the reliability of non-volatile memory in SoC designs

This article describes various non-volatile memory (NVM) intellectual property (IP) alternatives with specific reference to their integration within system-on-chip designs targeting the 65nm process node and below. The article considers many of the strengths and vulnerabilities of these IP options, and then describes the tests that must be undertaken to ensure their long-term reliability, particularly [...]
Article  |  Tags: , , ,   |  Organizations:
August 23, 2011

The testiest place on earth

But in a good way. As ITC moves to Anaheim’s Disneyland in September, we preview the 2011 edition.
Article  |  Tags:
June 2, 2011
memory

Creating a rugged standard for embedded memory

Most memory module standards have not been specified with particular reference to extreme environments where shock and vibration may present significant risk. Rather, designers have had to use a number of workaround techniques, strapping or even directly soldering devices to the board. In addition, the drive toward smaller board sizes is presenting a number of [...]
Article  |  Tags: ,
June 2, 2011
tdf1106_altera2_medium

Strategic considerations for emerging SoC FPGAs

This white paper describes the emergence of SoC FPGAs, the drivers behind their market, and proposes some strategic considerations for executive management and system designers when choosing these devices.
Article  |  Tags: ,
February 25, 2011
innovations

Innovations at ITC 2010

Poster sessions are all too often given Cinderella status at major conferences, but they often contain novel and interesting responses to current technology challenges. This article reviews five poster papers that were released at the 2010 International Test Conference ranging in topic from improved device interfaces for gigahertz test to IP security to the diagnosing [...]
Article  |  Tags:
December 14, 2010

Achieving teraflops performance with 28nm FPGAs

FPGA-based signal processing has traditionally been implemented using fixed-point operations, but high-performance floating-point signal processing can now be implemented. This paper describes how floating-point technology for FPGAs can deliver processing rates of one tril- lion floating-point operations per second (teraflops) on a single die.
Article  |  Tags:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors