DFT

May 8, 2017
Dr Walden Rhines is Chairman and CEO of Mentor - A Siemens Business

The Wally Rhines interview – Part One: Mentor as a Siemens business

Our extended fireside chat with Mentor Chairman and CEO Wally Rhines begins by canvassing his thoughts now the Siemens deal is done.
April 10, 2017
Ron Press is a technical marketing director at Mentor - A Siemens Business. He specializes in DFT and BIST and was the 2010 General Chair of the International Test Conference.

Drawing on hierarchical DFT to benefit all designs and flows

Hierarchical DFT is vital for large, complex designs. Users still to transition to the technique can nevertheless exploit its pattern reuse strategies as they move toward adoption.
Expert Insight  |  Tags: , , ,   |  Organizations: ,
January 16, 2017
ISO26262 - feat img

An ISO 26262 approach to meeting the cost, quality, reliability, and integration needs of automotive ICs

Meeting ISO 26262 standards for automotive safety means applying a consistent approach throughout the design process. Here's how to start.
January 10, 2017
Silicon bring-up Tessent

Accelerate silicon bring-up in a bench-top environment

How a new software-led flow speeds silicon bring-up within the Tessent environment, including a Cypress Semiconductor case study.
Article  |  Tags: , ,   |  Organizations: ,
November 8, 2016
Technical feature on scan pattern best practice

Best practice in scan pattern ordering for test and diagnosis

How to tune your scan pattern creation and application to cost-effectively match your test objectives.
Article  |  Tags: , , , , ,   |  Organizations:
October 14, 2016
networking-soc-mentor-ixia-featim

Taking risk out of software-driven networking SoCs

How virtualization and integration with hardware testers are enabling networking SoCs in the billion-gate era.
Article  |  Tags: , , , ,   |  Organizations: ,
December 29, 2015
Stephen Pateras

Memory BIST for automotive designs

Behind the drivers for memory BIST innovation in areas such as power-on self-test, destructive and non-destructive techniques, and faster memory repair.
Expert Insight  |  Tags: , , , , ,   |  Organizations:
November 6, 2015
Test cost reduction featimg

Reducing test costs through multisite and concurrent testing

How to save test time and test costs by doing more tests in parallel, increasing compression, pooling tester memory, managing branching - and more
Article  |  Tags: , ,   |  Organizations: ,
October 21, 2015
HAPS cables 150

FPGA-based prototyping 3: Which board do I need?

Part three of our series looks at the choices you face as you decide whether to build or buy a board.
September 28, 2015
HAPS cables 150

FPGA-based prototyping 2: Understand the real cost

Part two of our series on FPGA-based prototyping looks at two critical factors to address before a project begins: budgeting and high-level implementation.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors