EDA Topics

December 1, 2008

Combining yield and performance in behavioral models for analog ICs

The article describes an algorithm that combines performance and variation objectives in a behavioral model for a given analog circuit topology and process. The tradeoffs between performance and yield are analyzed using a multi-objective evolutionary algorithm and Monte Carlo simulation. The results indicate a signi?cant improvement in overall simulation time and ef? ciency compared to […]

Article  |  Tags:
December 1, 2008

From GDSII to Oasis

The Oasis file format is intended as the long-term successor to GDSII, which is now 30 years old. However, even though the first specification for Oasis was released in 2004, there is still a great deal of confusion and ignorance surrounding the standard. The article looks at the background of Oasis’ development, identifies its strengths […]

Article  |  Tags: , ,
December 1, 2008

IP hardens up again

Richard Goering System-on-chip designers who work with third-party silicon intellectual property (IP) will see some significant changes at 32nm and below. Physical IP will be highly optimized to specific processes, following intense collaborations between large IP providers and foundries. Processor IP may become less synthesizable and make more use of hard macros. On the plus […]

Article  |  Tags:
December 1, 2008

License to profit

Guy Haas Managing EDA software involves more than monitoring and studying usage across various tools and features. An effective approach will help the enterprise reduce engineering software costs, reach better and more informed business decisions, become more responsive and ensure compliance with software licenses. To understand how to develop such strategies, we need to look […]

Article  |  Tags: ,
December 1, 2008

No silicon leapfrog

Andre Geim When you were young, did you enjoy bouncing around on a trampoline? If so, try this for size. Imagine a membrane about 275 miles long, one mile deep and an average of 10 miles wide. These dimensions matter. Because this sheet of material covers the entire Grand Canyon—and before you go bouncing on […]

Article  |  Tags: ,
September 1, 2008

Clock domain crossing: guidelines for design and verification success

Clock domain crossing (CDC) errors can cause serious design failures. These can be avoided by following a few critical guidelines and using well-established verification techniques. The guidelines include: When passing 1bit between clock domains: register the signal in the sending clock domain to remove combinational settling; and synchronize the signal into the receiving clock domain. […]

Article  |  Tags:
September 1, 2008

Modeling embedded systems using SystemC extensions

SystemC AMS extensions introduce new language constructs for the design of embedded analog/mixed-signal systems. This paper presents the novel modeling language for analog and mixed-signal functions that supports design and modeling of telecommunications, automotive and imaging sensor applications at various levels of abstraction. A simple example illustrates how new features facilitate a design refinement methodology […]

Article  |  Tags:
September 1, 2008

Now this is a tough one

For the sake of clarity and sanity, let me first point out that you are reading an article written in the fall of 2008. The importance of this will become obvious when I reveal my topic: parallel programming for the multicore age. You thought I was about to claim first-past-the-post on a new technological challenge […]

Article  |  Tags: ,
September 1, 2008

Rapid prototyping for the 802.11 era

The 802.11 family of wireless local area network (WLAN) standards is becoming ubiquitous. Products for its various fl avors – up to and including its latest 802.11n incarnation – must reach the market as quickly as possible. This implies a need for rapid prototyping, typically on an FPGA platform. This article describes how the design […]

Article  |  Tags:
September 1, 2008

The state we’re in

UK-based analyst group Future Horizons has been organizing its international electronics forums for 17 years and they continue to provide an invaluable look into what the industry’s top tier of managers is thinking. It is one thing to get your own wise analysts to pronounce on tomorrow’s market, but it is something else entirely to […]

Article  |  Tags: ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors