Verification

October 27, 2017
Featured image - double patterning at advanced nodes

Catch multi-patterning errors clearly at advanced nodes

How to address increasingly complex patterning issues and debug them efficiently as design moves toward 12 and 10nm.
Article  |  Tags: , , , , , ,   |  Organizations:
September 14, 2017
Featured image - Silicon photonics

Silicon photonics moves out of the shadows

An alphabet soup of AI, HPC, 5G and the IoT has finally seeded creation of a design infrastructure for silicon photonics.
August 31, 2017
Ashish Darbari is director of product management at OneSpin Solutions.

Doc Formal: The evolution of formal verification – Part Two

Doc Formal concludes his introduction to formal verification with a practitioner's view of the technology.
August 30, 2017
DTCO for early lithography issue identification - featured image

Your next node: find lithography issues early with DTCO

Pattern-based design/technology co-optimization (DTCO) estimates lithographic difficulty during the early stages of a new process technology node.
Article  |  Tags: , ,   |  Organizations:
July 25, 2017
Featured Image - Portable Stimulus feature

Automating test from IP to SoC levels with portable stimulus

This introduction to the new Accellera standard includes a demo of portable stimulus in use to fully verify a DMA engine.
Article  |  Tags: , , , ,   |  Organizations: ,
July 21, 2017
Ashish Darbari is director of product management at OneSpin Solutions.

Doc Formal: The evolution of formal verification – Part One

Doc Formal begins a two-part series by describing the solid and well-established foundations of formal verification.
June 18, 2017

Portable stimulus

Accellera's Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.
June 13, 2017
Emulation save-and-restore debug featured image

Hardware emulation gets smarter with save-and-restore for debug

Techniques previously unavailable during ICE or testbench acceleration can now greatly speed emulation debug in those modes.
Article  |  Tags: , , , , ,   |  Organizations: ,
June 7, 2017
Diag 4

Staging virtual prototype bring-up for faster software development

How staging virtual prototype bring-up can accelerate the development of embedded software in complex systems.
Article  |  Tags: , , ,   |  Organizations:
May 22, 2017
Ashish Darbari is director of product management at OneSpin Solutions.

Introducing Doc Formal: the journey so far

Our new columnist introduces himself and traces the progress of formal verification over the last two decades. Join the discussion.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors