EDA Topics

April 17, 2018
Guido Groeseneken is an Imec fellow, researching advanced devices and the reliability physics of sub-10nm CMOS technologies.

Reliability research helps to create new technologies

Insights from research into reliability at Imec led to self-learning chips, security technologies, and finFET biosensors.
Expert Insight  |  Tags: , , , , ,   |  Organizations:
April 9, 2018
ISO 26262 SOTIF featim

ISO 26262 – The Second Edition: what’s in it… and what isn’t

A new version of the automotive safety standard arrives later this year. Review the main updates and see how it will combine with the incoming SOTIF autonomous driving standard.
Article  |  Tags: , , , , , , ,   |  Organizations: ,
March 29, 2018
Two wafers fabbed at Imec

3DIC technology provides performance boosts

3D integration technology has split into a number of different approaches, each of which brings a different combination of benefits in terms of performance.
Article  |  Tags: , ,   |  Organizations:
March 23, 2018
Ashish Darbari is CEO of formal verification consultancy Axiomise.

Doc Formal: My 10 golden rules

Ashish Darbari sets out the fundamental qualities of a successful formal verification project.
Expert Insight  |  Tags: , ,   |  Organizations:
March 19, 2018
Dr Lauro Rizzatti, verification consultant

How hardware emulation helps drones take flight

In an exclusive interview, Lauro Rizzatti discusses the increasing verification challenges for drone SoCs with Bo Shen, founder of fabless specialist Artosyn.
Expert Insight  |  Tags: , , , , ,   |  Organizations: ,
March 9, 2018
Saunder Peng is a Senior Application Engineer with Mentor, a Siemens Business. He received his B.S degree in Electrical Engineering from the University of California at Los Angeles, and his M.S. in Electrical Engineering from Columbia University, New York.

A better way to merge design files for physical verification

Still using custom layout or place and route tools here? Ditch that time-consuming practice for a real database merge flow.
February 28, 2018
NAND verification featured image

How to achieve more accurate NAND soft-bit error injection

The article describes a pre-silicon strategy for the design and verification of SSD controllers that is faster and more flexible than ICE using physical NAND on a daughter-card.
Article  |  Tags: , , ,   |  Organizations:
February 27, 2018
Gordon Cooper

Optimizing power and performance trade-offs in CNN implementations for embedded vision

High-performance vision-processing algorithms need optimized CNN engines to deliver the right performance within the power budget of embedded applications.
Expert Insight  |  Tags: , , , ,   |  Organizations:
February 23, 2018
Ashish Darbari is CEO of formal verification consultancy Axiomise.

Doc Formal: Living verification in the fast lane

Why is formal verification not getting the traction it should. The good doctor has some thoughts on that... and a new solution.
February 1, 2018
Design space exploration feature

Design space exploration finds hotspots during early process development

A new technique has been developed to catch potential new lithography issues when little design data is available for incoming nodes.

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors