Expert Insights - EDA

Walden Rhines  |  January 11, 2016

2016 – A continuation of change

Dr Walden Rhines, Mentor Graphics chairman and CEO, looks forward to the trends that will shape 2016 in the semiconductor industry.
Anders Nordstrom  |  January 5, 2016

Thought you had verified your SoC? You probably only did half…

Using formal property verification to prove that SoCs can’t do the wrong thing, as well as that they will do the right thing.
Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:   |  
Walden Rhines  |  January 4, 2016

2015 – The year in review

Dr Walden Rhines, chairman and CEO of Mentor Graphics, opens a two-part analysis by looking back at the dominant design and business trends in 2015.
Topics: EDA Topics  |  Tags: , , , , , ,   |  Organizations:   |  
Steve Pateras  |  December 29, 2015

Memory BIST for automotive designs

Behind the drivers for memory BIST innovation in areas such as power-on self-test, destructive and non-destructive techniques, and faster memory repair.
Topics: EDA - DFT  |  Tags: , , , , ,   |  Organizations:   |  
Bruce McGaughy  |  October 28, 2015

FastSPICE simulators hit their expiration date

Although FastSPICE simulators are in almost every design flow, requirements are moving beyond the capabilities they can provide. Parallel processing provides a solution.
Topics: EDA - Verification  |  Tags: , ,   |  Organizations:   |  
Nasib Naser  |  October 19, 2015

Ten key tips for effective memory verification

Verification IP can help verify that memory-controller implementations meet standards; test an implementation against specific memories; and drive traffic for SoC verification and power analysis. Here's how to choose it.
Amol Herlekar  |  October 8, 2015

Preparing for low-power verification success: setting objectives and measuring outcomes

A look at what it takes to verify low-power SoC designs, including setting objectives and measuring outcomes in a UPF-driven verification strategy
Topics: IP - Design Management, EDA - Verification  |  Tags: , ,   |  Organizations: ,   |  
Lauro Rizzatti  |  September 12, 2015

Skeet shooting and design debug

In-circuit emulation is attractive but brings with it debug-visibility issues. There are ways to restructure the environment to make bug hunting much more deterministic.
Warren Kurisu  |  August 24, 2015

A scalable RTOS and other essentials for embedded wearables development

The wearables market is booming. Successful development depends on assembling the right software and hardware tools. Here's a primer on what to look for.
Jai Durgam  |  August 19, 2015

Make vs buy in automotive IP

A look at some of the quality and safety requirements that must be met when developing and applying semiconductor IP to the automotive sector.
Topics: IP Topics, IP - Selection, EDA - Verification  |  Tags: , , , , , ,   |  Organizations:   |  

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors