structural analysis

May 11, 2015

Verifying clock domain crossings when using fast-to-slow clocks

A look at three techniques to verify the validity of signals moving between clock domains

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors