Accellera's Portable Stimulus standard aims to improve verification efficiency and the reuse of test IP across the entire design life cycle.
Portable stimulus and formal verification provide the means to handle the challenge of verifying cache-coherent SoC interconnects.
To verify large, complex designs and meet time-to-market, you must use both simulation and emulation.
Static analysis offers a powerful way of identifying potential X-optimism problems before simulation. The article defines the issue and describes an established solution.
More protocols, multibillion-gate designs, minimized power, burgeoning software and, for networking, hundreds of switch and router ports emphasize the need for scalable, virtualized emulation.
This 'how to' guide shows how to combine the power of emerging and existing technologies for faster, more comprehensive test.
How Wall Street's vastly resourced IT teams already point the way to cheaper, faster and more efficient verification by putting goals not tools first.
Verification coverage attempts to at least provide a partial answer to the question: "How do you know you are finished verifying?" It involves the combination of a number of techniques.
The value of the emulation market has almost doubled in the last four years as the technique becomes increasingly valuable to hardware/software co-verification.
More than half of design companies claim to use ABV but many have yet to deploy full methodologies.
View All Sponsors