Effective low-power design for embedded-systems will take a new culture of close collaboration between hardware and software engineers.
Advanced design isn’t restricted to emerging process nodes any more. Designers are using the latest tools to produce advanced designs on established nodes.
Continuing our series on high-level synthesis (HLS) for low power design. Part Two details how HLS helps you make and evaluate architectural decisions.
This article looks at the way in which various representations of a block of a design have different implications in a UPF based power-aware hierarchical design flow.
The use of multicore processors is on the rise to meet inexorable demand for increasingly sophisticated functionality in embedded systems. Hardware virtualization technology provides a complementary and game-changing approach to maximizing the utility of that extra silicon horsepower. The Power Architecture has included hardware virtualization support since 2001 in its server-based instruction set architecture (ISA). [...]
View All Sponsors