How emulation was used to debug out-of-spec power on a multicore ARM design using the AXI bus.
SSD controllers are becoming increasingly complex and as a result emulation is now the first choice for SSD verification. But your strategy must still meet five key criteria.
Many IoT applications have a very strict energy budget. SoC designers targeting the IoT have to trade off providing the features that the market demands with the power budget the applications demand. What are their options?
More protocols, multibillion-gate designs, minimized power, burgeoning software and, for networking, hundreds of switch and router ports emphasize the need for scalable, virtualized emulation.
Formal techniques can be applied to various parts of the verification challenge, including low-power and clock domain-crossing issues
The argument for an integrated approach to SoC verification
The fourth installment discusses the extra levels of debug capability available when using virtual prototypes through the example of an ARM big.LITTLE-based embedded system.
Continuing our series on high-level synthesis (HLS) for low power design. Part Two details how HLS helps you make and evaluate architectural decisions.
Going inside HLS' basics shows how it can deliver power savings over 50% for some applications.
Build tools around the dataflows and control systems engineers model to address verification challenges posed by burgeoning complexity and low power.
View All Sponsors