fpga synthesis

January 11, 2016
FPGA protection featimg

FPGA design for functional safety

Using triple modular redundancy, error detection and correction, and 'safe' FSMs to ensure greater functional safety in FPGA-based designs
November 30, 2015
TDF_DS featimg

How to accelerate FPGA design productivity at every available step

How parallelism in project management, synthesis and processing resources can accelerate FPGA-based design
Article  |  Topics: EDA - Verification  |  Tags: , , ,   |  Organizations:

PLATINUM SPONSORS

Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors