Tech Design Forums
Technique
ECC
ECC
All
(1)
Articles
(1)
January 11, 2016
FPGA design for functional safety
Using triple modular redundancy, error detection and correction, and 'safe' FSMs to ensure greater functional safety in FPGA-based designs
Article | Topics:
Embedded - Architecture & Design
,
IP - Assembly & Integration
,
EDA - IC Implementation
| Tags:
ECC
,
fpga synthesis
,
FSM
,
functional safety
,
redundancy
,
SEU
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
About
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Industry Blogs
White Papers
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Industry Blogs
White Papers
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Industry Blogs
White Papers
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Industry Blogs
White Papers
Guides
Embedded Home Page
Search
We use cookies to ensure that we give you the best experience on our website. If you continue to use this site we will assume that you are happy with it.
Ok
