ECC

January 11, 2016

FPGA design for functional safety

Using triple modular redundancy, error detection and correction, and 'safe' FSMs to ensure greater functional safety in FPGA-based designs

Article | Topics: Embedded - Architecture & Design, IP - Assembly & Integration, EDA - IC Implementation | Tags: ECC, fpga synthesis, FSM, functional safety, redundancy, SEU

PLATINUM SPONSORS

Synopsys

Cadence Design Systems

Mentor - A Siemens Business

View All Sponsors