double patterning

January 16, 2012

Double patterning for sub-28nm ICs

Double patterning provides an alternative to using EUV lithography – making it possible to implement ICs on sub-28nm processes.
Guide  |  Topics: EDA - DFM  |  Tags: , , ,

PLATINUM SPONSORS

Synopsys Cadence Design Systems Siemens EDA
View All Sponsors